Instruction Set (unshifted)

Opcode	Mnemonic	Data width	Left Operand	Right Operand	Clock Speed
00	add		A	A
01	add		A	B
02	add		A	8 Bit Immediate
03	add		A	[I+HL]
04	add		A	[I+N+8bit]
05	add		A	[I+16bit]
06	add		A	[X]
07	add		A	[Y]
08	addc		A	A
09	addc		A	B
0A	addc		A	8 Bit Immediate
0B	addc		A	[I+HL]
0C	addc		A	[I+N+8bit]
0D	addc		A	[I+16bit]
0E	addc		A	[X]
0F	addc		A	[Y]
10	sub		A	A
11	sub		A	B
12	sub		A	8 Bit Immediate
13	sub		A	[I+HL]
14	sub		A	[I+N+8bit]
15	sub		A	[I+16bit]
16	sub		A	[X]
17	sub		A	[Y]
18	subc		A	A
19	subc		A	B
1A	subc		A	8 Bit Immediate
1B	subc		A	[I+HL]
1C	subc		A	[I+N+8bit]
1D	subc		A	[I+16bit]
1E	subc		A	[X]
1F	subc		A	[Y]
20	and		A	A
21	and		A	B
22	and		A	8 Bit Immediate
23	and		A	[I+HL]
24	and		A	[I+N+8bit]
25	and		A	[I+16bit]
26	and		A	[X]
27	and		A	[Y]
28	or		A	A
29	or		A	B
2A	or		A	8 Bit Immediate
2B	or		A	[I+HL]
2C	or		A	[I+N+8bit]
2D	or		A	[I+16bit]
2E	or		A	[X]
2F	or		A	[Y]
30	cmp		A	A
31	cmp		A	B
32	cmp		A	8 Bit Immediate
33	cmp		A	[I+HL]
34	cmp		A	[I+N+8bit]
35	cmp		A	[I+16bit]
36	cmp		A	[X]
37	cmp		A	[Y]
38	xor		A	A
39	xor		A	B
3A	xor		A	8 Bit Immediate
3B	xor		A	[I+HL]
3C	xor		A	[I+N+8bit]
3D	xor		A	[I+16bit]
3E	xor		A	[X]
3F	xor		A	[Y]
40	mov		A	A
41	mov		A	B
42	mov		A	L
43	mov		A	H
44	mov		A	[I+N+8bit]
45	mov		A	[I+HL]
46	mov		A	[X]
47	mov		A	[Y]
48	mov		B	A
49	mov		B	B
4A	mov		B	L
4B	mov		B	H
4C	mov		B	[I+N+8bit]
4D	mov		B	[I+HL]
4E	mov		B	[X]
4F	mov		B	[Y]
50	mov		L	A
51	mov		L	B
52	mov		L	L
53	mov		L	H
54	mov		L	[I+N+8bit]
55	mov		L	[I+HL]
56	mov		L	[X]
57	mov		L	[Y]
58	mov		H	A
59	mov		H	B
5A	mov		H	L
5B	mov		H	H
5C	mov		H	[I+N+8bit]
5D	mov		H	[I+HL]
5E	mov		H	[X]
5F	mov		H	[Y]
60	mov		[X]	A
61	mov		[X]	B
62	mov		[X]	L
63	mov		[X]	H
64	mov		[X]	[I+N+8bit]
65	mov		[X]	[I+HL]
66	mov		[X]	[X]
67	mov		[X]	[Y]
68	mov		[I+HL]	A
69	mov		[I+HL]	B
6A	mov		[I+HL]	L
6B	mov		[I+HL]	H
6C	mov		[I+HL]	[I+N+8bit]
6D	mov		[I+HL]	[I+HL]
6E	mov		[I+HL]	[X]
6F	mov		[I+HL]	[Y]
70	mov		[Y]	A
71	mov		[Y]	B
72	mov		[Y]	L
73	mov		[Y]	H
74	mov		[Y]	[I+N+8bit]
75	mov		[Y]	[I+HL]
76	mov		[Y]	[X]
77	mov		[Y]	[Y]
78	mov		[I+N+8bit]	A
79	mov		[I+N+8bit]	B
7A	mov		[I+N+8bit]	L
7B	mov		[I+N+8bit]	H
7C	????		[I+N+8bit]	[I+N+8bit]
7D	mov		[I+N+8bit]	[I+HL]
7E	mov		[I+N+8bit]	[X]
7F	mov		[I+N+8bit]	[Y]
80	inc		A
81	inc		B
82	inc		L
83	inc		H
84	inc		N
85	inc		[I+N+8bit]
86	inc		[I+HL]
87	inc		SP
88	dec		A
89	dec		L
8A	dec		L
8B	dec		H
8C	dec		N
8D	dec		[I+N+8bit]
8E	dec		[I+HL]
8F	dec		SP
90	inc		BA
91	inc		HL
92	inc		X
93	inc		Y
94	test		A	B
95	test	byte	[I+HL]	8 Bit Immediate
96	test		A	8 Bit Immediate
97	test		B	8 Bit Immediate
98	dec		BA
99	dec		HL
9A	dec		X
9B	dec		Y
9C	and		F	8 Bit Immediate
9D	or		F	8 Bit Immediate
9E	xor		F	8 Bit Immediate
9F	mov		F	8 Bit Immediate
A0	push		BA
A1	push		HL
A2	push		X
A3	push		Y
A4	push		N
A5	push		I
A6	pushx
A7	push		F
A8	pop		BA
A9	pop		HL
AA	pop		X
AB	pop		Y
AC	pop		N
AD	pop		I
AE	popx
AF	pop		F
B0	mov		A	8 Bit Immediate
B1	mov		B	8 Bit Immediate
B2	mov		L	8 Bit Immediate
B3	mov		H	8 Bit Immediate
B4	mov		N	8 Bit Immediate
B5	mov		[I+HL]	8 Bit Immediate
B6	mov		[X]	8 Bit Immediate
B7	mov		[Y]	8 Bit Immediate
B8	mov		BA	[I+16bit]
B9	mov		HL	[I+16bit]
BA	mov		X	[I+16bit]
BB	mov		Y	[I+16bit]
BC	mov		[I+16bit]	BA
BD	mov		[I+16bit]	HL
BE	mov		[I+16bit]	X
BF	mov		[I+16bit]	Y
C0	add		BA	16 Bit Immediate
C1	add		HL	16 Bit Immediate
C2	add		X	16 Bit Immediate
C3	add		Y	16 Bit Immediate
C4	mov		BA	16 Bit Immediate
C5	mov		HL	16 Bit Immediate
C6	mov		X	16 Bit Immediate
C7	mov		Y	16 Bit Immediate
C8	xchg		BA	HL
C9	xchg		BA	X
CA	xchg		BA	Y
CB	xchg		BA	SP
CC	xchg		A	B
CD	xchg		A	[I+HL]
CE	CE Instructions
CF	CF Instructions
D0	sub		BA	16 Bit Immediate
D1	sub		HL	16 Bit Immediate
D2	sub		X	16 Bit Immediate
D3	sub		Y	16 Bit Immediate
D4	cmp		BA	16 Bit Immediate
D5	cmp		HL	16 Bit Immediate
D6	cmp		X	16 Bit Immediate
D7	cmp		Y	16 Bit Immediate
D8	and	byte	[I+N+8bit]	8 Bit Immediate
D9	or	byte	[I+N+8bit]	8 Bit Immediate
DA	xor	byte	[I+N+8bit]	8 Bit Immediate
DB	cmp	byte	[I+N+8bit]	8 Bit Immediate
DC	test	byte	[I+N+8bit]	8 Bit Immediate
DD	mov	byte	[I+N+8bit]	8 Bit Immediate
DE	bcde
DF	bcdd
E0	callc	short	PC + 8bit (signed)
E1	callnc	short	PC + 8bit (signed)
E2	callz	short	PC + 8bit (signed)
E3	callnz	short	PC + 8bit (signed)
E4	jc	short	PC + 8bit (signed)
E5	jnc	short	PC + 8bit (signed)
E6	jz	short	PC + 8bit (signed)
E7	jnz	short	PC + 8bit (signed)
E8	callc	long	PC + 16bit
E9	callnc	long	PC + 16bit
EA	callz	long	PC + 16bit
EB	callnz	long	PC + 16bit
EC	jc	long	PC + 16bit
ED	jnc	long	PC + 16bit
EE	jz	long	PC + 16bit
EF	jnz	long	PC + 16bit
F0	call	short	PC + 8bit (signed)
F1	jmp	short	PC + 8bit (signed)
F2	call	long	PC + 16bit
F3	jmp	long	PC + 16bit
F4	jmp		HL
F5	jdbnz	short	PC + 8bit (signed)
F6	bcdx		A
F7	bcdx	byte	[I+HL]
F8	ret
F9	reti
FA	retskip
FB	call	long	[I+16bit]
FC	int		8 Bit Immediate
FD	jint		8 Bit Immediate
FE	????
FF	nop

Return to Pokemon Mini specifications.